

1 **Architecture and Organization (AR)**

2 Computing professionals should not regard the computer as just a black box that executes
3 programs by magic. AR-Architecture and Organization builds on SF-Systems Fundamentals to
4 develop a deeper understanding of the hardware environment upon which all of computing is
5 based, and the interface it provides to higher software layers. Students should acquire an
6 understanding and appreciation of a computer system's functional components, their
7 characteristics, performance, and interactions, and, in particular, the challenge of harnessing
8 parallelism to sustain performance improvements now and into the future. Students need to
9 understand computer architecture to develop programs that can achieve high performance
10 through a programmer's awareness of parallelism and latency. In selecting a system to use,
11 students should be able to understand the tradeoff among various components, such as CPU clock
12 speed, cycles per instruction, memory size, and average memory access time.

13 The learning outcomes specified for these topics correspond primarily to the core and are
14 intended to support programs that elect to require only the minimum 16 hours of computer
15 architecture of their students. For programs that want to teach more than the minimum, the same
16 AR topics can be treated at a more advanced level by implementing a two-course sequence. For
17 programs that want to cover the elective topics, those topics can be introduced within a two-
18 course sequence and/or be treated in a more comprehensive way in a third course.

19

20 **AR. Architecture and Organization (0 Core-Tier 1 hours, 16 Core-Tier 2 hours)**

	Core-Tier 1 hours	Core-Tier 2 Hours	Includes Elective
AR/Digital logic and digital systems		3	N
AR/Machine level representation of data		3	N
AR/Assembly level machine organization		6	N
AR/Memory system organization and architecture		3	N
AR/Interfacing and communication		1	N
AR/Functional organization			Y
AR/Multiprocessing and alternative architectures			Y
AR/Performance enhancements			Y

21

22 **AR/Digital logic and digital systems**

23 *[3 Core-Tier2 hours]*

24 *Topics:*

- 25 • Overview and history of computer architecture
- 26 • Combinational vs. sequential logic/Field programmable gate arrays as a fundamental combinational +
- 27 sequential logic building block
- 28 • Multiple representations/layers of interpretation (hardware is just another layer)
- 29 • Computer-aided design tools that process hardware and architectural representations
- 30 • Register transfer notation/Hardware Description Language (Verilog/VHDL)
- 31 • Physical constraints (gate delays, fan-in, fan-out, energy/power)

32

33 *Learning outcomes:*

- 34 1. Describe the progression of computer technology components from vacuum tubes to VLSI, from
- 35 mainframe computer architectures to the organization of warehouse-scale computers [Familiarity].
- 36 2. Comprehend the trend of modern computer architectures towards multi-core and that parallelism is inherent
- 37 in all hardware systems [Familiarity].
- 38 3. Explain the implications of the “power wall” in terms of further processor performance improvements and
- 39 the drive towards harnessing parallelism [Familiarity].
- 40 4. Articulate that there are many equivalent representations of computer functionality, including logical
- 41 expressions and gates, and be able to use mathematical expressions to describe the functions of simple
- 42 combinational and sequential circuits [Familiarity].
- 43 5. Design the basic building blocks of a computer: arithmetic-logic unit (gate-level), registers (gate-level),
- 44 central processing unit (register transfer-level), memory (register transfer-level) [Usage].
- 45 6. Use CAD tools for capture, synthesis, and simulation to evaluate simple building blocks (e.g., arithmetic-
- 46 logic unit, registers, movement between registers) of a simple computer design [Usage].

- 47 7. Evaluate the functional and timing diagram behavior of a simple processor implemented at the logic circuit
48 level [Assessment].
49

50 **AR/Machine-level representation of data**

51 *[3 Core-Tier2 hours]*

52 *Topics:*

- 53 • Bits, bytes, and words
- 54 • Numeric data representation and number bases
- 55 • Fixed- and floating-point systems
- 56 • Signed and twos-complement representations
- 57 • Representation of non-numeric data (character codes, graphical data)
- 58 • Representation of records and arrays

59
60 *Learning outcomes:*

- 61 1. Explain why everything is data, including instructions, in computers [Familiarity].
- 62 2. Explain the reasons for using alternative formats to represent numerical data [Familiarity].
- 63 3. Describe how negative integers are stored in sign-magnitude and twos-complement representations
64 [Familiarity].
- 65 4. Explain how fixed-length number representations affect accuracy and precision [Familiarity].
- 66 5. Describe the internal representation of non-numeric data, such as characters, strings, records, and arrays
67 [Familiarity].
- 68 6. Convert numerical data from one format to another [Usage].
- 69 7. Write simple programs at the assembly/machine level for string processing and manipulation [Usage].
70

71 **AR/Assembly level machine organization**

72 *[6 Core-Tier2 hours]*

73 *Topics:*

- 74 • Basic organization of the von Neumann machine
- 75 • Control unit; instruction fetch, decode, and execution
- 76 • Instruction sets and types (data manipulation, control, I/O)
- 77 • Assembly/machine language programming
- 78 • Instruction formats
- 79 • Addressing modes
- 80 • Subroutine call and return mechanisms (xref PL/Language Translation and Execution)
- 81 • I/O and interrupts
- 82 • Heap vs. Static vs. Stack vs. Code segments
- 83 • Shared memory multiprocessors/multicore organization
- 84 • Introduction to SIMD vs. MIMD and the Flynn Taxonomy

85
86 *Learning outcomes:*

- 87 1. Explain the organization of the classical von Neumann machine and its major functional units [Familiarity].
- 88 2. Describe how an instruction is executed in a classical von Neumann machine, with extensions for threads,
89 multiprocessor synchronization, and SIMD execution [Familiarity].

- 90 3. Describe instruction level parallelism and hazards, and how they are managed in typical processor pipelines
91 [Familiarity].
92 4. Summarize how instructions are represented at both the machine level and in the context of a symbolic
93 assembler [Familiarity].
94 5. Demonstrate how to map between high-level language patterns into assembly/machine language notations
95 [Familiarity].
96 6. Explain different instruction formats, such as addresses per instruction and variable length vs. fixed length
97 formats [Familiarity].
98 7. Explain how subroutine calls are handled at the assembly level [Familiarity].
99 8. Explain the basic concepts of interrupts and I/O operations [Familiarity].
100 9. Write simple assembly language program segments [Usage].
101 10. Show how fundamental high-level programming constructs are implemented at the machine-language level
102 [Usage].
103

104 **AR/Memory system organization and architecture**

105 *[3 Core-Tier2 hours]*

106 [Cross-reference OS/Memory Management--Virtual Machines]

107 **Topics:**

- 108 • Storage systems and their technology
- 109 • Memory hierarchy: importance of temporal and spatial locality
- 110 • Main memory organization and operations
- 111 • Latency, cycle time, bandwidth, and interleaving
- 112 • Cache memories (address mapping, block size, replacement and store policy)
- 113 • Multiprocessor cache consistency/Using the memory system for inter-core synchronization/atomic memory
114 operations
- 115 • Virtual memory (page table, TLB)
- 116 • Fault handling and reliability
- 117 • Error coding, data compression, and data integrity (cross-reference SF/Reliability through Redundancy)

118 **Learning outcomes:**

- 120 1. Identify the main types of memory technology [Familiarity].
- 121 2. Explain the effect of memory latency on running time [Familiarity].
- 122 3. Describe how the use of memory hierarchy (cache, virtual memory) is used to reduce the effective memory
123 latency [Familiarity].
- 124 4. Describe the principles of memory management [Familiarity].
- 125 5. Explain the workings of a system with virtual memory management [Familiarity].
- 126 6. Compute Average Memory Access Time under a variety of memory system configurations and workload
127 assumptions [Usage].
128
129

130 **AR/Interfacing and communication**

131 *[1 Core-Tier2 hour]*

132 [Cross-reference OS Knowledge Area for a discussion of the operating system view of
133 input/output processing and management. The focus here is on the hardware mechanisms for
134 supporting device interfacing and processor-to-processor communications.]

135 **Topics:**

- 136 • I/O fundamentals: handshaking, buffering, programmed I/O, interrupt-driven I/O
- 137 • Interrupt structures: vectored and prioritized, interrupt acknowledgment
- 138 • External storage, physical organization, and drives
- 139 • Buses: bus protocols, arbitration, direct-memory access (DMA)
- 140 • Introduction to networks: networks as another layer of access hierarchy
- 141 • Multimedia support
- 142 • RAID architectures

143
144 **Learning outcomes:**

- 145 1. Explain how interrupts are used to implement I/O control and data transfers [Familiarity].
- 146 2. Identify various types of buses in a computer system [Familiarity].
- 147 3. Describe data access from a magnetic disk drive [Familiarity].
- 148 4. Compare common network organizations, such as ethernet/bus, ring, switched vs. routed [Familiarity].
- 149 5. Identify interfaces needed for multimedia support, from storage, through network, to memory and display
150 [Familiarity].
- 151 6. Describe the advantages and limitations of RAID architectures [Familiarity].

152

153 **AR/Functional organization**

154 *[Elective]*

155 [Note: elective for computer scientist; would be core for computer engineering curriculum]

156 **Topics:**

- 157 • Implementation of simple datapaths, including instruction pipelining, hazard detection and resolution
- 158 • Control unit: hardwired realization vs. microprogrammed realization
- 159 • Instruction pipelining
- 160 • Introduction to instruction-level parallelism (ILP)

161
162 **Learning outcomes:**

- 163 1. Compare alternative implementation of datapaths [Familiarity].
- 164 2. Discuss the concept of control points and the generation of control signals using hardwired or
165 microprogrammed implementations [Familiarity].
- 166 3. Explain basic instruction level parallelism using pipelining and the major hazards that may occur
167 [Familiarity].
- 168 4. Design and implement a complete processor, including datapath and control [Usage].
- 169 5. Determine, for a given processor and memory system implementation, the average cycles per instruction
170 [Assessment].

171

172 **AR/Multiprocessing and alternative architectures**

173 **[Elective]**

174 [Cross-reference PD/Parallel Architecture: The view here is on the hardware implementation of
175 SIMD and MIMD architectures; in PD/Parallel Architecture, it is on the way that algorithms can
176 be matched to the underlying hardware capabilities for these kinds of parallel processing
177 architectures.]

178 **Topics:**

- 179 • Power Law
- 180 • Example SIMD and MIMD instruction sets and architectures
- 181 • Interconnection networks (hypercube, shuffle-exchange, mesh, crossbar)
- 182 • Shared multiprocessor memory systems and memory consistency
- 183 • Multiprocessor cache coherence

184 **Learning outcomes:**

- 186 1. Discuss the concept of parallel processing beyond the classical von Neumann model [Familiarity].
- 187 2. Describe alternative architectures such as SIMD and MIMD [Familiarity].
- 188 3. Explain the concept of interconnection networks and characterize different approaches [Familiarity].
- 189 4. Discuss the special concerns that multiprocessing systems present with respect to memory management and
190 describe how these are addressed [Familiarity].
- 191 5. Describe the differences between memory backplane, processor memory interconnect, and remote memory
192 via networks [Familiarity].

193

194 **AR/Performance enhancements**

195 **[Elective]**

196 **Topics:**

- 197 • Superscalar architecture
- 198 • Branch prediction, Speculative execution, Out-of-order execution
- 199 • Prefetching
- 200 • Vector processors and GPUs
- 201 • Hardware support for Multithreading
- 202 • Scalability
- 203 • Alternative architectures, such as VLIW/EPIC, and Accelerators and other kinds of Special-Purpose
204 Processors

205 **Learning outcomes:**

- 207 1. Describe superscalar architectures and their advantages [Familiarity].
- 208 2. Explain the concept of branch prediction and its utility [Familiarity].
- 209 3. Characterize the costs and benefits of prefetching [Familiarity].
- 210 4. Explain speculative execution and identify the conditions that justify it [Familiarity].
- 211 5. Discuss the performance advantages that multithreading offered in an architecture along with the factors
212 that make it difficult to derive maximum benefits from this approach [Familiarity].
- 213 6. Describe the relevance of scalability to performance [Familiarity].